

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|-------------------|----------------------|---------------------|------------------|
| 10/812,346 | 03/29/2004 | Yoshiharu Ogata | 81754.0120 | 2693 |
| 26021 7 | 7590 10/11/2005 | EXAMINER | | INER |
| HOGAN & HARTSON L.L.P. 500 S. GRAND AVENUE | | | PAREKE | I, NITIN |
| SUITE 1900 | | | ART UNIT | PAPER NUMBER |
| LOS ANGELE | ES, CA 90071-2611 | | 2811 | |

DATE MAILED: 10/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05) Office A | Action Summary | Part of Paper No./Mail Date 6 | | | |
|---|---|---|--|--|--|
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date | 4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other: | | | | |
| Attachment(s) | | | | | |
| | | | | | |
| * See the attached detailed Office action for a list | | red. | | | |
| 3. Copies of the certified copies of the pri- application from the International Burea | | ved in this National Stage | | | |
| 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | |
| 12)⊠ Acknowledgment is made of a claim for foreig a)⊠ All b)□ Some * c)□ None of: | n phonty under 35 U.S.C. § 119(8 | a)-(d) or (f). | | | |
| Priority under 35 U.S.C. § 119 | | -> (d) (O | | | |
| 11) The oath or declaration is objected to by the E | examiner. Note the attached Office | e Action of form PTO-152. | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | |
| 10)⊠ The drawing(s) filed on <u>28 July 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner. | | | | | |
| 9)☐ The specification is objected to by the Examin | ner. | | | | |
| Application Papers | | | | | |
| 8) Claim(s) are subject to restriction and/ | or election requirement. | | | | |
| 7) Claim(s) is/are objected to. | | | | | |
| 6)⊠ Claim(s) <u>1, 4-7, 11 and 21-24</u> is/are rejected. | | | | | |
| 4a) Of the above claim(s) <u>3 and 8-10</u> is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. | | | | | |
| 4) Claim(s) 1.3-12 and 21-24 is/are pending in the application. | | | | | |
| Disposition of Claims | | | | | |
| | - Paris and Managing 1000 one 1119 | | | | |
| closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | |
| 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| 1) Responsive to communication(s) filed on 28. | | | | | |
| Status | | | | | |
| Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | .136(a). In no event, however, may a reply be to d will apply and will expire SIX (6) MONTHS fror te, cause the application to become ABANDON | imely filed m the mailing date of this communication. ED (35 U.S.C. § 133). | | | |
| A SHORTENED STATUTORY PERIOD FOR REPI WHICHEVER IS LONGER, FROM THE MAILING I | | | | | |
| Period for Reply | pears on the cover sheet with the | correspondence address | | | |
| The MAILING DATE of this communication ag | Nitin Parekh | 2811 | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | 10/812,346 | OGATA, YOSHIHARU | | | |
| | Application No. | Applicant(s) | | | |

Application/Control Number: 10/812,346 Page 2

Art Unit: 2811

DETAILED ACTION

Claim Objections

- 1. Claim 4 is objected to because of the following informalities:
 - A. Limitations as recited in the claim 4, line 1 should read "claim 1" instead of "claim 2", since claim 2 is canceled.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 1, 4, 6, 11, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US Pat. Application Pub. 2002/0096754) in view of Fogal et al. (US Pat. 5323060).

Regarding claims 1, 4, 21 and 22, Chen et al. disclose a semiconductor device (Fig. 2) comprising:

- a substrate provided with terminals (22 and 26 respectively in Fig. 2) for connecting conductive wires
- a first semiconductor chip/integrated circuit (IC) mounted face-up on the substrate and electrically connected to the terminals provided on the substrate by the conductive wires (see 34 and 44 respectively in Fig. 2), and
- a second semiconductor chip/IC having recesses and a projecting part (see
 46/51 in Fig. 2) formed on a rear surface thereof and attached onto the first
 semiconductor chip via the projecting part, and
- an adhesive that attaches the second semiconductor chip/IC onto the first semiconductor chip/IC via the projecting part and fills regions of the recessed/stepped part of the projecting part (see 52 in Fig. 2)

(Fig. 2, sections 0020-0025).

Chen et al. fail to teach an insulating resin being used as the adhesive for the attachment.

Fogal et al. teach using an adhesive comprising a conventional insulating material such as an epoxy paste/resin or a tape/sheet for an attachment of a second chip with a first chip (see 38 in Fig. 1; Col. 2, lines 49- Col. 3, line 11).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the insulating resin for the attachment of the second

Application/Control Number: 10/812,346

Art Unit: 2811

chip with the first chip as taught by Fogal et al. so that the desired insulation and protection for the chips and the bonding wires can be achieved in Chen's device.

Regarding claim 6, Chen et al. and Fogal et al. teach the entire claimed structure as applied to claim 1 above, wherein Chen et al. further teach:

- first bonding/electrode pads (42 in Fig. 2) provided on the first semiconductor
 chip/IC
- first conductive wires (44 in Fig. 2) electrically connecting the first electrode pads to the terminals provided on the substrate
- second bonding/electrode pads (42 in Fig. 2) provided on the second semiconductor chip/IC, and
- second conductive wires (44 in Fig. 2) electrically connecting the second bonding/electrode pads and the terminals provided on the substrate, and
- the adhesive (50 in Fig. 2) provided between the first semiconductor chip/IC and the second semiconductor chip/IC so as to be present below the second bonding/electrode pads and attaching the second semiconductor chip/IC onto the first semiconductor chip/IC via the projecting part.

Regarding claim 11, Chen et al. and Fogal et al. teach the entire claimed structure as applied to claim 1 above, wherein Chen et al. teach the device comprising the first and the second semiconductor chips/IC/electronic components (Fig. 2, sections 0020-0025).

Application/Control Number: 10/812,346

Art Unit: 2811

4. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US Pat. Application Pub. 2002/0096754) in view of Fogal et al. (US Pat. 5323060) and LoBianco et al. (US Pat. 6340846).

Regarding claim 5, Chen et al. and Fogal et al. teach the entire claimed structure as applied to claim 1 above, wherein Chen et al. further teach:

- first bonding/electrode pads (42 in Fig. 2) provided on the first semiconductor chip/IC
- first conductive wires (44 in Fig. 2) electrically connecting the first electrode pads to the terminals provided on the substrate
- second bonding/electrode pads (42 in Fig. 2) provided on the second semiconductor chip/IC, and
- second conductive wires (44 in Fig. 2) electrically connecting the second bonding/electrode pads and the terminals provided on the substrate

Chen et al. and Fogal et al. fail to teach a sealing resin sealing the first semiconductor chip to which the first conductive wires are connected and the second semiconductor chip to which the second conductive wires are connected.

LoBianco et al. teach a stacked device (see Fig. 6) wherein an insulating adhesive/encapsulate resin (see 64/60 in Fig. 6) is formed to seal the first and the

second semiconductor chips/IC and respective wires (see 14, 16, 38 and 64/60 in Fig. 6; Col. 5).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the sealing resin sealing the first semiconductor chip to which the first conductive wires are connected and the second semiconductor chip to which the second conductive wires are connected as taught by LoBianco et al. so that the desired protection for the chips and the bonding wires can be achieved in Fogal et al. and Chen et al's device.

5. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US Pat. Application Pub. 2002/0096754) and Fogal et al. (US Pat. 5323060) as applied to claim 1 above, and further in view of Eguchi et al. (US Pat. 6784541).

Regarding claim 7, Chen et al. and Fogal et al. teach the entire claimed structure as applied to claim 1 above, except an insulating layer formed on an entire rear surface of the second semiconductor chip including the projecting part.

Eguchi et al. teach a device (see Fig. 7C-7H) wherein an insulating resin/layer (see 7 in Fig. 7C) is formed on an entire surface/rear surface opposing the surface having connection pads to provide the desired thermal dissipation (Col. 11 lines 1-16).

Application/Control Number: 10/812,346

Art Unit: 2811

Page 7

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the insulating layer formed on an entire rear surface of the second semiconductor chip including the projecting part as taught by Eguchi et al. so that the surface protection and thermal dissipation can be improved in Fogal et al. and Chen et al's device.

6. Claims 23 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US Pat. Application Pub. 2002/0096754) and Fogal et al. (US Pat. 5323060) as applied to claim 1 above, and further in view of Taar et al. (US Pat. Application Pub. 2004/0026768).

Regarding claims 23 and 24, Chen et al. and Fogal et al. teach the entire claimed structure as applied to claim 1 above, except the thickness of the second semiconductor chip being approximately 50-200 microns or that of projecting part being approximately 30-150 microns.

Taar teach a stacked/multichip package using chips/dice having thickness in a range of approximately 120-240 microns (5-10 mils) and that of projecting part being approximately 100-150 microns/4-6 mils (see 140/240 in Fig. 1A/2A; sections 0026-0031).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate as taught by Taar et al. so that the desired package

dimensions, wafer/chip process yield and wire bonding reliability can be achieved surface protection and thermal dissipation can be improved in Fogal et al. and Chen et al's device.

Response to Arguments

7. Applicant's arguments with respect to claims 1, 4-7 and 11 have been considered but are most in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number is 571-272-1663. The examiner can normally be reached on 09:00AM-05:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's acting supervisor, Steven Loke can be reached on 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAN or Public PAG. Status information for unpublished applications is available through Private PAIR only. For more

information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAG system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

NP

10-05-05

NITIN PAREKH

PRIMARY EXAMINER

TECHNOLOGY CENTER 2800